I. INTRODUCTION
Spread spectrum techniques have been used since the mid-1950s in various practical applications such as military antijam communications, guidance systems, and experimental antimultipath systems. Spread spectrum is a technique that uses a wide radio frequency (RF) bandwidth in transmitting a signal -substantially wider than its information bandwidth -to achieve a certain operational advantage. Two fundamental spectrum spreading techniques are direct sequence (DS) pseudonoise (PN) modulation and frequency/time hopping. DS may be generated by phase-modulating an RF frequency with a fast pseudorandom sequence which was multiplied by a binary data sequence. Its effective bandwidth becomes approximately equal to the sequence bit rate. Frequency/time hopping is generated by shifting (or hopping) the RF carrier/time slot to different frequencies/times in a pseudorandom way. Hybrid combinations of these techniques are also frequently used.
While direct sequence/code division multiple access (DS/CDMA), the technique of interest in this paper, uses up a wide bandwidth, its bandwidth inefficiency may be compensated by its interference reduction capability. This technique can give the desired signal a power advantage over many types of interference, including intentional interference and makes it attractive for mobile radio networks (e.g., radio telephony, packet radio, and amateur radio), timing and positioningsystems, and some applications in satellites. A specific form of the technique known as DS/CDMA was selected as the EIA/TIA IS-95 standard for commercial digital cellular systems [1] .
In this paper, we will describe a design technique for what is known as the base station modulator (BSM) of a DS/CDMA mobile system. We first look at the basic theory of DS/CDMA and examine the conventional application of this theory to digital cellular communications systems. We will also define multilevel logic operations (MLOs) that are extension of the conventional binary logic operations. We then apply MLO to the design of BSM, which results in reduction of complexity.
II. DS/CDMA MOBILE SYSTEMS

Background Principles for DS/CDMA
In DS/CDMA [2] - [4] , each user is given a code that is approximately orthogonal to (i.e., has low cross-correlation with) other user's codes. That is,
where p i .t/ is the spreading sequence waveform of i-th user. However, because CDMA systems are typically asynchronous (i.e., the transition times of the data symbols of the different users do not have to coincide), it is important to use the codes with very low cross-correlation between the user's codes for good acquisition of the user's signals.
Hence the key features in DS/CDMA systems are both the cross-correlation and the partial-correlation functions, and the design and optimization of code sets with good partial-correlation properties can be found in many references, such as [5] , [6] , and [7] . A typical DS/CDMA system is shown in Fig. 1 . In this figure, the received signal r.t/ is given by Assuming that the receiver is correctly synchronized to the k-th signal, we can set both k and Â k to zero without loss of generality. The output g.T / of the integrate-anddump process can be represented by
where double-frequency terms have been ignored.
Notice that the second term on the right hand side (RHS) of (3) is a sum of N u -1 terms of the form
Since the i-th signal is not, in general, synchronized with the k-th signal, d i .t i / will change its signs somewhere in the interval [0, T] for 50 percent of the time. As a result, the above integral becomes the sum of two partial correlations of p i .t/ and p k .t/, rather than one total cross-correlation. Therefore, (3) can be rewritten as
Notice that ik . i / C c ik . i / is the total cross-correlation between the i-th and kth spreading sequences. Therefore, the completely orthogonal codes allow any user's message demodulated uniquely.
Conventional Structure of BSM in
CDMA System Based on IS-95 Fig. 2 shows a conventional block diagram of the 3-sectorized BSM [8] which has been developed by Qualcomm Inc. in compliance with IS-95 [1] . In this figure, input to the convolutional encoder is digital voice data generated by the Qualcomm code excited linear prediction (QCELP) variable rate vocoder. The QCELP vocoder provides 4 different data rate -9.6kbps, 4.8kbps, 2.4kbps, or 1.2kbps -including 8 tail bits for convolutional encoding. Due to 1/2 coding rate, the output symbol rate of the convolutional encoder becomes twice the input bit rate, resulting in 19.2ksps, 9.8ksps, 4.8ksps, or 2.4ksps, respectively. These variable rate symbols are repeated 0, 1, 3, or 7 times according to rate by the symbol repetition block so that the output symbol rate becomes a 19.2ksps fixed rate. The redundancy by symbol repetition is compensated for by controlling its transmission power such that the average energy per bit maintains. Then the repeated symbols are interleaved by the block interleaver to increase the immunity against the burst error that frequently occurs in mobile radio environments. These interleaved symbols are scrambled with the long code PN sequence that is generated by a 42-bit shift register. The scrambled symbols are pseudorandomly punctured with a cycle of 800 Hz by the decimated long code PN sequence and substituted for a power-control bit supplied via a microprocessor interface. This power-control bit is used to control the mobile transmission power. Each symbol outputted from the puncture control block is then covered with a distinct Walsh sequence that is selected via the microprocessor interface. With the use of 64-ary Walsh symbols, the output Walsh chip rate becomes 1.2288 Mcps and one Walsh code is assigned to only one user. Forward channels from the base station to the mobile station are differentiated and identified by the Walsh code. Two forward-channel transmit symbol streams are thus formed, which correspond to the two transmit sections in the Fig. 2 . These two forward-transmit channels are required to support the softer handoff that is defined as a handoff occuring between two sectors with- out temporarily disconnecting the call. The Walsh covering guarantees orthogonality between various users in the same CDMA radio channel. After a Walsh covering, the symbols are QPSK-spreaded via two (in-phase (I) and quadrature-phase (Q)) PN sequences. One sequence is used to form the I channel, and the other the Q channel. Shifted versions of the two basic sequences, that are common to all forward channels,are used to differentiate sectors/cells. After spreading, the chip signals are low-pass filtered by 48-tab finite impulse response (FIR) filters. The filtering limits the bandwidth of the transmitted signals, as required, to limit interference with adjacent CDMA radio channels. The filters smooth the transitions between symbols with different bit rates. After filtering, the transmit waveforms are scaled to provide power control in the forward channel and a scaling factor is supplied via the microprocessor interface. The BSM provides output to three base station sectors. Each output may be programmed via the microprocessor interface to provide multiplexed I and Q from either of the two transmit sections.
The outputs may also be programmed to pro-vide a sum of two transmit sections as multiplexed I and Q.
There are 192 multiplexed I and Q signals in a 3-sectorized cell. These 64 multiplexed I and Q signals per each sector are combined digitally via the digital combiner and converted to analog signals. These analog signals are then demultiplexed and modulated with the carrier frequency. The modulated I and Q signals are filtered through the low pass filter (LPF) and summed prior to be transmitted.
III. MULTILEVEL LOGIC OPERATIONS (MLOs)
Binary logic is used to describe the manipulation and processing of binary information. It is done by logic circuits called gates. Gates are blocks of hardware that produce signals of binary "1" or "0" when input logic requirements are satisfied.
Generally, the binary logic operator has two binary inputs and one binary output that can be represented as
where O(x, y) means binary logic operation with two binary logic input x and y, and GF.2/ is a Galois field of two elements. If we assume that this operator is symmetric for its two inputs, that is, O.x, y/ D O.y, x), the number of different binary operators is 2 3 including two trivial operators that always output a logic "0" (reset operator) or a logic "1" (set operator) without regard to its inputs. Thus six kinds of binary logic operator can be defined -AND, OR, XOR (exclusive OR), NAND, NOR, XNOR (exclusive NOR) gates. These gates can be classified into two groups. Output of the one group that consists of AND, OR, XOR gates is opposite from that of the other group that consists of NAND, NOR, XNOR gates, respectively. Thus, we can also define the NOT operator that negates the logic value of its input variable. As a result, four kinds of binary logic operator are sufficient to design all binary logic circuits, except in trivial cases.
However, in many digital circuits these operators are often accompanied by some arithmetic operators such as arithmetic adder and arithmetic multiplier. In this case, the output of this circuit is no longer binary; it becomes multiple-valued. This multiple-valued logic, in which the number of discrete logic is not confined to two, has been the subject of much research over many years. The multiple-valued logic is manipulated by using Max, Min, or Unary operators [9] . We call this multiple-valued logic a multilevel logic in this paper. Implementation of these multilevel logic operators is usually complex and costly because 1) each multilevel logic unit must be represented by more than one bit, where the number of bits depends on the level of the logic, and 2) the multilevel logic circuit consumes a lot of power due to its increased data rate. A solution to this problem is to come up with a binary logic circuit that is equivalent to the given MLO and yet easy to implement.
To define MLOs, we will extend the conventional binary logic operations into the MLOs, which has one .A C 1/-ary input and one .B C 1/-ary input. A C 1 and B C 1 are radixes of input logics of MLO. By intuition, we define the MLO whose two inputs have multilevel logic values as follows [10] : x D B x. These definitions satisfy binary logic operations as well. That is, if we let A and B be 1 in the above equations, then the MLO defined in (6) becomes binary operation. Therefore, this MLO is an extension of binary logic operation. We now show an important theorem :
Theorem : Let x i ; y i 2 f0; 1g: Then,
Proof : The proof of the theorem is straightforward. Let x i , y i 2 f0, 1g. Using the above definition, RHS of (7) is given as the following.
Assuming that x i is a constant binary logic value c, then (7) becomes
The result is very useful in a digital circuit design.
To show the design efficiency of the defined MLO, consider the simplified BPSK modulation circuit from the base station modulator for a DS/CDMA mobile system [1] . Assume that this modulation circuit has k user's binary information signals and one modulating binary signal as shown in Fig. 3(a) . This circuit produces a sum of each user's signals that are BPSK modulated, bandlimitted, and amplified digitally.
Let P I be a binary modulating signal in BPSK, V i , i D 0, 1, : : :, k 1 denote the binary information signal of i-th user, and G i , i D 0, 1, : : :, k 1 denote the gain factor for i-th user. Then, the output S in Fig. 3(a) is given by
where FI Rf g denotes FIR filtering used to limit the bandwidth of transmitting signals, and˚denotes modulo-2 addition that is implemented with the binary exclusive-OR gate. Using equation (8) and the linearity of each operation in (9), we may rewrite (9) as
; (10) where EX OR. /, whose first argument has binary logic value and the second argument has a multilevel logic value because of the arithmetic addition, denotes binary-multilevel exclusive-OR logic operation that is given by letting any one of its two input logic units in (6) be binary. This binary-multilevel exclusive-OR logic operator can be easily implemented as shown in Fig. 4 . The design complexity of this operator is dominantly dependent on the subtractor and is not so high than that of a binary gate. In this figure, the (radix-1)'s complement means the multlevel NOT operator defined in (6) . The switch can be implemented by the 2-to-1 multiplexer, indicated on the upper line, when the binary input P I is the logic "1" and the lower line when P I is the logic "0". By using this binary-multilevel exclusive-OR operator, we can modify the circuit shown in Fig. 3(a) into that shown in Fig. 3(b) because (9) and (10) Notice that Fig. 3(a) contains k FIR filters, k binary exclusive-OR operators, k multipliers, and one arithmetic adder as opposed to Fig. 3(b) that contains only one FIR filter, one multilevel exclusive-OR operator, k multipliers, and one arithmetic adder. Also while individual inputs to the arithmetic adder in Fig. 3(a) are to be represented by multiple bits to maintain the resolution given by the FIR filter coefficients, those in Fig. 3(b) require just one bit resolution because the circuit of Fig. 3 (b) employs binary logics. As an example, if each FIR filter of Fig. 3 (a) outputs 8-bit filtered data, Fig. 3(a) requires k 8-bit additions whereas the arithmetic adder in Fig. 3(b) requires only k 1-bit additions, thus substantially simplifying its operation. It is easier and simpler to use Fig. 3(b) than Fig. 3(a) because Fig. 3(b) requires less components and lower speed processing. 
IV. DESIGN OF BSM USING THE MLO CONCEPT
The purpose of this paper is the elimination of redundancy which may reside in the conventional DS/CDMS BSM system. As an example of redundancy elimination trial, location of FIR filter in Fig. 2 can be considered. Simply applying linear system theory to the Fig. 2 , it is possible to replace all FIR filters in Fig. 2 with two filters after the digital combiner for each sector. And also, the section 2 in the 2 is duplicated for the purpose of support the inter-sector softer handoff [1] . This duplicated section is needed only when inter-sector softer handoff is operating. Therefore, when a user is not in the handoff region, the duplicated section in Fig. 2 is redundant. This redundancy can be eliminated by using MLO.
To apply the MLO concept to the conventional BSM design, we review the structure of the 3-sectorized BSM shown in Fig. 2 . The Ichannel data flow of the alpha sector is taken and shown in Fig. 5 . The output of digital combiner (i.e., the summation sign) I˛may be written
where G i denotes the gain factor of the signal to i-th user, V i denotes the power-punctured signal to be transmitted to i-th user, P I denotes I-channel PN spreading sequence, W i denotes the Walsh code assigned to i-th user, N is the total number of users in the alpha sector, and FI Rf g means FIR filtering. Similarly, the output of the digital combiner in the Q-channel Q˛, is given by
where P Q is the Q-channel PN spreading sequence. Using the above theorem and the linearity of the operators, we can rewrite (11) and (12) as
The expression of I˛in (13) may simply be implemented by the circuit shown in Fig. 6 . Apparently, the logic circuit in Fig. 6 contains smaller number of FIR filters and spreaders and thus is simpler than that in Fig. 5 .
Using the circuit transforms of Fig. 5 to The new structure also involves relatively lowspeed digital combining.
Because the input logic of FIR filter in Fig. 2 is confined to binary and that in Fig. 7 is multilevel logic, it is more simple to implement FIR filter in Fig. 2 than in Fig. 7 . But since the input of FIR filter in Fig. 7 is not real value but integer value, it can be imple-mented by using shift register and adder instead of multiplier. Hence, it can be stated that hardware complexity increment by a FIR filter element is not so much.
V. CONCLUSIONS
In this paper, we defined MLOs and showed that multilevel logic exclusive-OR operation can be formed by extending binary exclusive-OR operation. Further, by applying it to the conventional CDMA BSM, we achieved significant reduction of hardware complexity of the conventional CDMA BSM as well as low digital circuit speed. The concept of MLO may be applied to those logic circuits that require heavy digital computations such as the areas of neural network.
